*Search Results* - Embedded Microprocessor System Design using FPGAs

sublabel_EDS

*license_notice_EDS_guest_loggedout* *Login*

1
2
3
4
5
6
7
8
9
10
11
*Next*

Embedded Microprocessor System Design Using FPGAs
Uwe Meyer-Baese ; Uwe Meyer-Baese

Field programmable gate... Microprocessors Embedded computer system...

*eBook*

*CL-Verfügbarkeit prüfen (via TU-Links)*

Embedded Microprocessor System Design using FPGAs
Uwe Meyer-Baese ; Uwe Meyer-Baese

*Book*

*CL-Verfügbarkeit prüfen (via TU-Links)*

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA and customisable I/O
Borgatti, M. ; Lertora, F. ; Foret, B. ; et al.
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285) Custom integrated circuits conference Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002. :13-16 2002

*Conference*

*CL-Zum Volltext (via IEEE Xplore)*

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O
Borgatti, M. ; Lertora, F. ; Foret, B. ; et al.
IEEE Journal of Solid-State Circuits IEEE J. Solid-State Circuits Solid-State Circuits, IEEE Journal of. 38(3):521-529 Mar, 2003

*Academic Journal*

*CL-Zum Volltext (via IEEE Xplore)*

*This result is not displayed to guests*
*Login for full access*

The FPGA Programming Handbook : An Essential Guide to FPGA Design for Transforming Ideas Into Hardware Using SystemVerilog and VHDL
Frank Bruno ; Guy Eschemann ; Frank Bruno ; et al.

Electronics Systems engineering Logic design Field programmable gate... Do-it-yourself work--Sof...

*eBook*

*CL-Verfügbarkeit prüfen (via TU-Links)*

*This result is not displayed to guests*
*Login for full access*

A Balanced HW/SW Teaching Approach for Embedded Microprocessors.
MEYER-BAESE, U. ; BOTELLA, GUILLERMO ; CASTILLO, ENCARNACIÓN ; et al.
International Journal of Engineering Education. 2010, Vol. 26 Issue 3, p584-592. 9p. 4 Diagrams, 2 Charts, 1 Graph.

Systems design Embedded computer system... RISC microprocessors Microprocessors Reduced instruction set... Field programmable gate... …

*Academic Journal*

*CL-Verfügbarkeit prüfen (via TU-Links)*

Efficient Real-Time Isotope Identification on SoC FPGA.
Guerrero-Morejón, Katherine ; Hinojo-Montero, José María ; Jiménez-Sánchez, Jorge ; et al.
Sensors (14248220). Jun2025, Vol. 25 Issue 12, p3758. 20p.

NUCLEAR spectroscopy PRINCIPAL components ana... PROCESS capability RANDOM forest algorithms RADIOACTIVE wastes

*Academic Journal*

On Teaching Hardware/Software Co-design using FPGA.
Bencheva, N. ; Kostadinov, N. ; Ruseva, Y.
Electronics & Electrical Engineering. 2010, Issue 102, p91-94. 4p. 2 Color Photographs, 3 Diagrams.

Field programmable gate... University faculty College students Microprocessors Computer input-output eq... Computer software …

*Academic Journal*

*CL-Verfügbarkeit prüfen (via TU-Links)*

*This result is not displayed to guests*
*Login for full access*

New Trends Set In Designing Embedded Systems For Mechatronics.
Sztojanov, Istvan D. ; Paşca, Sever G.
Mecatronica. 2004, Issue 3, p91-94. 4p.

Embedded computer system... Computers Microprocessors Mechatronics Digital signal processin...

*Academic Journal*

*CL-Verfügbarkeit prüfen (via TU-Links)*

*This result is not displayed to guests*
*Login for full access*

Design Pipeline SHA-3 MIPS Processor using FPGA
May S. Al-Rabi
IJSAB International, Journal of Scientific Reports. 5(1):69-77

*Academic Journal*

*CL-Zum Volltext (via RePEc)*

Acceleration of sphinx 3 for implementation in embedded systems
Hu, Sunyi

621.382

*Dissertation/ Thesis*

*CL-Verfügbarkeit prüfen (via TU-Links)*

Intrusive FPGA-in-the-loop debugging using a rule-based inference system.
Khan, Habib ul Hasan ; Podlubne, Ariel ; Göhringer, Diana
Microprocessors & Microsystems. Feb2019, Vol. 64, p185-194. 10p.

FIELD programmable gate... INFERENCE engines (Compu... CORRESPONDENCE analysis... COMPUTER simulation DEBUGGING

*Academic Journal*

Learning-based NMPC on SoC platforms for real-time applications using parallel Lipschitz interpolation
Universidad de Sevilla. Departamento de Ingeniería de Sistemas y Automática ; Universidad de Sevilla. TEP950: Estimación, Predicción, Optimización y Control ; Agencia Estatal de Investigación. España ; et al.

*Electronic Resource*

*CL-Zum Volltext (via OAIster)*

Self-Partial and Dynamic Reconfiguration Implementation for AES using FPGA
Ismaili, Zine El Abidine Alaoui ; Moussa, Ahmed
Z. El. ALAOUI ISMAILI and A. MOUSSA, " Self-Partial and Dynamic Reconfiguration Implementation for AES using FPGA", International Journal of Computer Science Issues (IJCSI), Volume 1, pp33-40, August 2009

Computer Science - Crypt...

*Report*